Freescale Semiconductor /MKV46F16 /ENC0 /CTRL2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL2

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)UPDHLD 0 (0)UPDPOS 0 (0)MOD 0 (0)DIR 0 (0)RUIE 0 (0)RUIRQ 0 (0)ROIE 0 (0)ROIRQ 0 (0)REVMOD 0 (0)OUTCTL 0 (0)SABIE 0 (0)SABIRQ

UPDHLD=0, SABIE=0, RUIRQ=0, OUTCTL=0, ROIE=0, RUIE=0, REVMOD=0, SABIRQ=0, UPDPOS=0, MOD=0, ROIRQ=0, DIR=0

Description

Control 2 Register

Fields

UPDHLD

Update Hold Registers

0 (0): Disable updates of hold registers on rising edge of TRIGGER

1 (1): Enable updates of hold registers on rising edge of TRIGGER

UPDPOS

Update Position Registers

0 (0): No action for POSD, REV, UPOS and LPOS on rising edge of TRIGGER

1 (1): Clear POSD, REV, UPOS and LPOS on rising edge of TRIGGER

MOD

Enable Modulo Counting

0 (0): Disable modulo counting

1 (1): Enable modulo counting

DIR

Count Direction Flag

0 (0): Last count was in the down direction

1 (1): Last count was in the up direction

RUIE

Roll-under Interrupt Enable

0 (0): Roll-under interrupt is disabled

1 (1): Roll-under interrupt is enabled

RUIRQ

Roll-under Interrupt Request

0 (0): No roll-under has occurred

1 (1): Roll-under has occurred

ROIE

Roll-over Interrupt Enable

0 (0): Roll-over interrupt is disabled

1 (1): Roll-over interrupt is enabled

ROIRQ

Roll-over Interrupt Request

0 (0): No roll-over has occurred

1 (1): Roll-over has occurred

REVMOD

Revolution Counter Modulus Enable

0 (0): Use INDEX pulse to increment/decrement revolution counter (REV).

1 (1): Use modulus counting roll-over/under to increment/decrement revolution counter (REV).

OUTCTL

Output Control

0 (0): POSMATCH pulses when a match occurs between the position counters (POS) and the compare value (COMP).

1 (1): POSMATCH pulses when the UPOS, LPOS, REV, or POSD registers are read.

SABIE

Simultaneous PHASEA and PHASEB Change Interrupt Enable

0 (0): Simultaneous PHASEA and PHASEB change interrupt disabled.

1 (1): Simultaneous PHASEA and PHASEB change interrupt enabled.

SABIRQ

Simultaneous PHASEA and PHASEB Change Interrupt Request

0 (0): No simultaneous change of PHASEA and PHASEB has occurred.

1 (1): A simultaneous change of PHASEA and PHASEB has occurred.

Links

() ()